

# Application Note: QP™ Performance Tests and Results



# **Table of Contents**

1	Introduction	1
	1.1 General Performance Measurement Strategy	2
	1.2 CPU-Assisted Cycle Measurement	2
	1.3 Aspects of Performance Measured	3
2	Tost Environment	٨
-	2.1. Target Hardware	······ <del>·</del>
	2.2 Embedded Toolset	
	2.2 Linbedded Toolser	5
	2.2.2 EDU Options	
	2.2.2 FPU Options	0
	2.3 Empedded Software Componente	
	2.3.1 Soliware Components	0
	2.3.2 Accortions in OPTM	
	2.3.3 Assertions in $QFTW$	10
	2.3.4 No Algument Checking in uc/OS-II	10
		10
3	CPU-Cycle Measurements and Results	11
	3.1 Group 1 Performance Tests	11
	3.1.1 Interrupt Latency, Response, and Recovery	11
	3.1.2 Message (Event) Posting	13
	3.1.3 Memory Pool Get and Put	13
	3.1.4 Group 1 Performance Measurement Results	14
	3.2 Group 2 Performance Tests	15
	3.2.1 Semaphores	15
	3.2.2 Mutexes	
	3.2.3 In-line delay()	16
	3.2.4 Group 2 Performance Measurement Results	17
	3.3 Group 3 Performance Tests	18
	3.3.1 Hierarchical State Machines	18
	3.3.2 Dynamic Events	19
	3.3.3 Event Posting	19
	3.3.4 Event Publishing	19
	3.3.5 Time Events	19
	3.3.6 Group 3 Performance Measurement Results	20
4	Memory Size Measurements	
	4.1 Code Size Measurements.	
	4.1.1 Built-in Kernels (QV. QK. and QXK)	21
	4.1.2 Conventional RTOS (uC/OS-II)	23
	4.2 Data Size Measurements.	
	4.3 Stack Size Measurements	
	4.4 Memory Size Measurement Results	25
F		
D	Summary	
6	Contact Information	26

#### Legal Disclaimers

Information in this document is believed to be accurate and reliable. However, Quantum Leaps does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Quantum Leaps reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

All designated trademarks are the property of their respective owners.

# 1 Introduction

This Application Note describes performance tests and results of the <u>QP<sup>™</sup> real-time framework</u>, which combines <u>hierarchical state machines</u> with the particular model of concurrency, known as <u>active objects</u> (a.k.a., actors). The framework provides a modern, event-driven, *reusable architecture* that is generally *safer*, more responsive and easier to understand than "naked threads" of a conventional Real-Time Operating System (RTOS).

In the resource-constrained embedded systems, the biggest concern has always been about the size and efficiency of any such "unconventional" solutions, especially that most existing active object frameworks (e.g., frameworks accompanying various modeling tools) have traditionally been built on top of a conventional RTOS, which can only add memory footprint and CPU overhead to the end-application.

However, in this respect  $QP^{TM}$  differs from most other active object frameworks, because it can run standalone on bare-metal single-chip microcontrollers, completely replacing a conventional RTOS. The framework contains a selection of *built-in* real-time kernels, such as the <u>cooperative QV kernel</u>, the <u>preemptive</u>, <u>non-blocking QK kernel</u>, and the <u>preemptive</u>, <u>blocking QXK kernel</u>, which are all specifically custom-tailored and optimized to execute event-driven active objects. For compatibility with the existing software, the QP<sup>TM</sup> framework can also run on top of a <u>conventional</u>, <u>third-party RTOS kernel</u>, such as the <u>µC/OS-II RTOS kernel</u> from Micrium used in this study. All this creates a unique opportunity to compare the space (code) and time (CPU cycles) performance of these various options.

The main goals of this Application Note are as follows:

- To help you understand *what* performance aspects are being measured and *how* they are being measured, so that you can make meaningful apples-to-apples comparisons
- To help you evaluate the QP<sup>™</sup> framework against other competitive offerings and your specific performance goals by presenting the specific test *results*
- To help you understand the overhead of various features and configuration options of the QP<sup>™</sup> framework to choose the right options for your specific application
- To provide you with methods and tools to *repeat* the tests yourself, or to devise your *own* performance tests
- To help you debug timing and performance bottleneck problems in your code
- To help you perform CPU utilization of your own application to apply formal methods such as Rate Monotonic Analysis (RMA)

**NOTE:** The reported results in this Application Note have been obtained for  $QP^{TM}/C++ 5.6.1$ , but they are representative for both  $QP^{TM}/C++$  and  $QP^{TM}/C$ , whereas the performance of  $QP^{TM}/C$  can be expected to be slightly better than  $QP^{TM}/C++$ .



## 1.1 General Performance Measurement Strategy

The general problem with any performance measurements is that they strongly depend on a large number of factors, such as: the CPU type, the CPU memory interface (e.g., wait-states), the compiler quality, the specific compiler optimization, other compiler options, the specific initial state of the system under test (e.g., the priority of a thread to be preempted), the specific final state reached after the test (e.g., context switch was required or not), any instrumentation used to perform the test, and many, many more. Therefore, it is generally impossible to cover the whole test space and provide meaningful measurements for even the most common use scenarios that would be directly applicable to your specific system.

Instead, the general philosophy applied in this document is to carefully explain *what* is being measured and *how* it is being measured, so that **you** can repeat the tests yourself, with your specific hardware and software configuration.

Therefore, the general measurement strategy used in this Application Note is to keep it *simple* (so that you have a chance to actually repeat these tests). To this end, the measurements described in this documents have the following characteristics:

- **Non-intrusive** means that the performance measurements require no additional code on the target system. This is certainly a preferred method because intrusive methods always have some effect on the timing of the target system.
- Non-repetitive means that you don't need to construct special test harnesses to repeat the tests in a loop to improve the accuracy. You simply choose the interesting case in your code and perform a cycle-count measurement for this one case.

## 1.2 CPU-Assisted Cycle Measurement

In the past, performance testing often required instrumenting the target code (e.g., to toggle GPIO pins that could then be observed on an oscilloscope) and repeating the tests many times to improve the accuracy of the collected measurements. Consequently, most <u>older benchmarks</u> were designed to execute certain pieces of code repetitively millions of times.

However, modern MCUs often have a register that keeps track of the elapsed CPU cycles. For example, newer ARM Cortex-M3/4/7 devices provide a register called <u>CYCLECOUNTER</u>. Recording the values of the CYCLECOUNTER at two code points allows you can accurately measure the number of CPU cycles as the *difference* between those two points. With such measurement, you can always calculate the actual execution *time* for your specific CPU clock speed. For example, if your CPU is running at 100MHz, you can divide the number of CPU cycles by 100 to get the number of microseconds passed.

**NOTE:** All timing measurements in this document are expressed in *CPU cycles* rather then seconds or microseconds.

The benefits of such CPU-assisted cycle measurements are:

- No need to modify the target code
- The accuracy is one CPU cycle unit (see NOTE below)
- No need to repeat the tests multiple times to increase accuracy
- The method requires support from the MCU and the debugger you are using

**NOTE:** The CYCLECOUNTER is easy to use and provides precise measurements, but to achieve the single CPU cycle accuracy you need to be careful to always use the **Step-Over** or **Continue** to the next breakpoint debugger command (as opposed to **Step-Into**). Also, the value of CYCLECOUNTER can be influenced by the CPU pipeline or cache conditions. It is recommended not to measure only one or two instructions, but instead ten or more instructions to get more precise data.



## 1.3 Aspects of Performance Measured

The active object model of execution underlying QP<sup>™</sup> represents a *paradigm shift* compared to a conventional RTOS (see Figure 1). This means that many features of QP<sup>™</sup>, such as hierarchical state machines, are not provided in conventional RTOS, and conversely, many features provided in a conventional RTOS, such as semaphores, are not provided in QP<sup>™</sup>. For these reasons, the comparative performance measurements are not possible for all QP<sup>™</sup> features and some performance measurements cannot be compared to any existing RTOS offerings.

**NOTE:** The exception is the QXK built-in kernel of QP<sup>™</sup>, which does provide blocking mechanisms such as semaphores, mutextes, and in-line delay.



## Figure 1: Paradigm shift from a conventional RTOS to an active object framework

According to Figure 1, the performance measurements are divided into three groups with different participants:

- Features supported by both a conventional RTOS (<u>μC/OS-II</u>) and the built-in QP<sup>™</sup> kernels: <u>QV</u>, <u>QK</u> and <u>QXK</u> (e.g., interrupt processing, context switch, queues, memory partitions).
- 2 Features supported only by a conventional RTOS (μC/OS-II) and the QXK built-in kernel (semaphores, in-line delay, etc.)
- 3 Features supported only by the QP<sup>™</sup> framework and not available in conventional RTOS (publish/subscribe, time events, hierarchical state machines, etc.)



# 2 Test Environment

To focus the discussion, this Application Note uses a specific selection of the target hardware, embedded toolset, and the embedded software to test. This section describes all these components and their configuration used in the performance tests.

**NOTE:** The selected hardware and software should be generally representative for the intended QP<sup>™</sup> applications, which are low-end 32-bit single-chip microcontrollers.

## 2.1 Target Hardware

The target hardware used in this Application Note is the <u>EFM32-SLSTK3401A Pearl Gecko Starter Kit</u> from Silicon Labs. The board is based on the <u>EFM32PG1B200F256GM48</u> MCU with **ARM Cortex-M4F** core surrounded by 256KB of no-waitstate Flash ROM and 32KB of SRAM. The CPU is capable of clock speeds up to 40MHz, but is clocked only at 19MHz in the tests.

The CPU provides the CYCLECOUNTER register for measuring execution times. The board also provides the built-in J-Link debugger, two user LEDs (LED0 and LED1) and two user switches (BTN0 and BTN1) that are used in the tests. The board is inexpensive (\$29.99 at the time of this writing) and is available directly from Silicon Labs as well as many online distributors.

**NOTE:** The FPU inside the ARM Cortex-M4 core is NOT used in the performance tests (see also the Toolset configuration), so the CPU behaves very similarly to the ARM Cortex-M3 core.

## Figure 2: EFM32-SLSTK3401A (Perl Gecko Starter Kit) board





## 2.2 Embedded Toolset

The embedded toolset used in this Application Note is the IAR EWARM version **7.60** running under the free size-limited KickStart license. The C-SPY debugger included in this toolset supports viewing the CYCLECOUNTER register for measuring execution times (see Figure 3).

#### Figure 3: The CYCLECOUNTER register in the IAR C-SPY debugger view

Register				×
CPU Registers		$\sim$	<find register=""></find>	
RØ	=	0x00000	000	
R1	=	0x20001	CA8	_
R2	=	0x0028A	62C	
R3	=	0x03030	303	
R4	=	0x04040	404	
R5	=	0x05050	505	
R6	=	0x06060	606	
R7	=	0x07070	707	
R8	=	0x08080	808	
R9	=	0x09090	909	
R10	=	0x10101	010	
R11	=	Øx11111	111	
R12	=	Øx12121	212	
SP	=	0x20001	838	
LR	=	0×00000	45B	
<b>⊞ xPSR</b>	=	0x01000	000	
<b>⊞ APSR</b>	=	0×00000	000	
<b>∃ IPSR</b>	=	0×00000	000	
	=	0x01000	000	
PC	=	0×00000	45A	
SP_main	=	0x20001	A20	
SP_process	=	0x20001	838	
PRIMASK	=	0×00000	000	
L PM	=	0		
<b>HBASEPRI</b>	=	0×00000	000	
⊞BASEPRI_MAX	=	0x00000	000	
<b>⊞ FAULTMASK</b>	=	0x00000	000	
<b>ECONTROL</b>	=	0×00000	002	
H IAPSR	=	0x00000	000	_
+ EAPSR	=	0x01000	000	_
TEDSD	-	0-01000	000	
CYCLECOUNTER	=	8022777	2	
CCTIMER1	=	8022777	2	_
CCTIMER2	=	8022777	2	
CCSTEP	=	8021616	0	_

## 2.2.1 Optimization Options

The choice of compiler optimization has significant impact on the performance measurements. Therefore it has to be specified and kept the same in all tests. The optimization chosen for all performance measurements is **High/Balanced** (see Figure 4).

#### Figure 4: IAR EWARM optimization options (High/Balanced) used in all performance tests

Category:       Factory Settings         General Options          Static Analysis          Runtime Checking       Discard Unused Publics         CJC++ Compiler          Assembler       Output Converter         Custom Build          Build Actions          Linker          Debugger       None         Simulator       Medium         Angel       Medium         CMSIS DAP       Medium         GDB Server       IAR ROM-monitor         I.jet/JTAGjet       J-Link/J-Trace         TI Stellaris       Nog size constraints         Macraigor       Ng size constraints         PE micro       RDI         ST-LINK       Static Name
Third-Party Driver TI MSP-FET V OK Cancel



## 2.2.2 FPU Options

The presence of the hardware FPU (which is available in ARM Cortex-M4F) can have an impact on the interrupt entry/exit times, context switch times, and the size of stack required. Therefore, to simplify the measurements, the hardware FPU is **not used** in any of the tests.

To disable the FPU, the Floating Point settings are set to "None" (see Figure 5). Additionally, for the  $\mu$ C/OS-II tests, the command-line macro \_\_\_\_\_TARGET\_FPU\_SOFTVFP is defined to the compiler. (The  $\mu$ C/OS-II port to ARM Cortex-M4 internally uses this macro to conditionally omit the code for the FPU.)

Options for node "dpp-qxk"	>
Category: General Options Static Analysis Runtime Checking C/C++ Compiler Assembler Output Converter Custom Build Build Actions Linker Debugger Simulator Angel CMSIS DAP GDB Server IAR ROM-monitor I-jet/JTAGjet J-Link/J-Trace TI Stellarie	Target       Output       Library Configuration       Library Options       MISRA-C:200 • •         Processor variant       O Cgre       Cortex-M4       •         • Device       SiliconLaboratories       EFM32PG1B20       •         Endian mode       Floating point settings       EPU       None         • Big       0       getset       •       •
Macraigor PE micro RDI ST-LINK Third-Party Driver TI MSP-FET V	BES     Advanced SIMD (NEON)     OK     Cancel

Figure 5: IAR EWARM FPU options

**NOTE:** The FPU is the main difference between ARM Cortex-M3 and M4, so with FPU disabled the Cortex-M4 core behaves very similarly to the Cortex-M3 core.



## 2.3 Embedded Software

As mentioned before, the performance testing strategy applied in this Application Note does not require creating specific test harnesses. Instead, the simplicity of CPU cycle measurements allows you to use any QP<sup>™</sup> application (e.g., your own project) for testing performance. Of course, the application must contain at least one instance of every performance aspect you wish to measure.

This Application Note uses a slightly modified Dining Philosophers Problem (<u>DPP</u>) example, which is provided in the examples directory of the  $QP^{TM}$  distribution (see Listing 1).

```
- QP/C++ installation directory (QP/C is similar)
<qpcpp>/
+-3rd party/
                                  - 3<sup>rd</sup>-party software
| +-efm32pg1b/
                                  - EFM32PG support software
+-examples/
| +-performance/
| | +-dpp efm32-slstk3401a/ - DPP example for EFM32-SLSTK3401A board
| | +-qk/ - QK preemptive non-blocking kernel
| | | +-iar/ - IAR toolset
| | | | +-dpp-qk.eww - IAR workspace to build the example
| | | | | +-. . .
| | | +-bsp.cpp- Board Support Package implementation for QK| | | +-main.cpp- main() function for QK| | +-qv/- QV cooperative kernel| | | +-iar/- IAR toolset
| | | | +-dpp-qv.eww - IAR workspace to build the example
| | | | | +-. . .
- Board Support Package implementation for QV
| | | +-main.cpp - main() function for QV
| | | +-qxk/ - QXK preempt:
| | | | +-iar/ - IAR toolset
                                 - QXK preemptive, blocking kernel
| | | | +-dpp-qxk.eww - IAR workspace to build the example
| | | | | +-. . .
- Board Support Package implementation for QXK
| | | +-main.cpp - main() function for QXK
| | | +-test.hpp - Test of a "naked" thread for QXK interface
| | | +-test.cpp - Test of a "naked" thread for QXK implementation
| | | + test.cpp - Test of a "naked" thread for QXK implementation
| | | +-ucos-ii/
| | | | +-iar/
                                  - uC/OS-II conventional RTOS kernel
                                 - IAR toolset
| | | | +-dpp-ucos2.eww - IAR workspace to build the example
| | | | | +-. . .
- Board Support Package implementation for uC/OS-II
| | | +-main.cpp - main() function for uC/OS-II
| | | +-os_cfg.h - uC/OS-II kernel configuration file
| | | +-app_cfg.h - uC/OS-II application configuration file
| | | +-test.hpp - Test of a "naked" thread for uC/OS-II interface
- Test of a "naked" thread for uC/OS-II implementation
                                  - Test of a "naked" thread for uC/OS-II implementation
| | +-bsp.hpp- Board Support Package interface| | +-dpp.hpp- DPP application interface (generation)
                                 - DPP application interface (generated code)
| | +-dpp_dhsm.qm/ - DPP application QM model (QHsm strategy)
| | | +-dpp_qmsm.qm/ - DPP application QM model (QMsm strategy)
| | +-philo.cpp- Philosopher active object (generated code)| | +-table.cpp- Table active object (generated code)
```

Listing 1: Selected directories and files in the performance test code



## 2.3.1 Software Components

As shown in Figure 6, the <u>DPP</u> example application consists of 6 active objects (Philo[0..4] and the Table AO) and a couple of interrupts that publish or send directly events to the active objects. The active objects also communicate with one another by exchanging events both directly and by means of publish/subscribe. Additionally, the examples for QXK and uC/OS-II have an extra "naked" thread Test. This naked thread uses a semaphore and in-line delay() to exercise these features.



Figure 6: Components of the DPP test example

- **1 5** identical Philo[0..4] active objects have priorities 1..5.
  - A mutex at priority 6 to protect the random number generator shared among the Philo active objects (this feature is not available in the QV kernel)
- 3 Table active object at priority 7

2

- 4 Test "naked thread" at priority 8 (available only in the QXK and uC/OS-II kernels). This thread exercises such features as semaphore (see [5] and in-line delay()).
- 5 A semaphore to signal the Test "naked thread" (available only in the QXK and uC/OS-II kernels)
- 6 SysTick interrupt handler that runs at 100Hz and posts and publishes events to the active objects
- **7** GPIO\_EVEN interrupt handler that posts event directly to the Table active object. This interrupt can be triggered from the debugger and is used for testing interrupt handling.



## 2.3.2 Hierarchical State Machines

Figure 7 shows the state machines in the DPP test application.



#### Figure 7: State Machines in the DPP test example

- **1** The state machine associated with the Philo active objects is simple without state nesting. It clearly shows the life cycle consisting of states "thinking", "hungry", and "eating". This state machine generates the HUNGRY event on entry to the "hungry" state and the DONE event on exit from the "eating" state because this exactly reflects the semantics of these events. The state machine is driven by time events (TIMEOUT) and EAT signals from the Table active object.
- 2 The state machine associated with the Table active objects contains one level of state nesting. It has a composite state "active" with two sub-states: "serving" and "paused". The event PAUSE triggers transitions between these two states. This event is generated upon pressing and releasing the BTN0 switch on the Pearl Gecko board.



## 2.3.3 Assertions in QP<sup>™</sup>

The  $QP^{TM}$  framework extensively uses Design-by-Contract (assertions) to check various conditions, such as parameters passed to the framework, consistency of the internal data, etc. These assertions obviously introduce some overhead, but they are considered an integral part of the framework. Therefore they are left *enabled* and the results published here reflect the additional overhead of checking assertions.

## 2.3.4 No Argument Checking in uC/OS-II

In contrast, the uC/OS-II code is built with the configuration macro OS\_ARG\_CHK\_EN set to zero (*disabled*), so the results published here do *not* contain additional overhead of parameters checking in uC/OS-II.

**NOTE:** uC/OS-II contains many checks that are not under the control of the OS\_ARG\_CHK\_EN macro. These integral checks are still active, because removing them would require modifying the uC/OS-II source code.

## 2.3.5 Compile-Time Configuration of uC/OS-II

The uC/OS-II kernel is designed to be configured by means of pre-processor macros, which are all defined in the  $os\_cfg.h$  and  $app\_cfg.h$  header files (see Listing 1). The settings in these header files are carefully chosen to minimize the code size and overhead of the uC/OS-II kernel for the DPP example. In particular, only services used by the DPP example are enabled, and the number of kernel objects is set such that it just fits the actual use of the project without over-allocating anything.



# **3 CPU-Cycle Measurements and Results**

This section describes the performed tests and the obtained results. The following sub-sections cover sets of related features. Each sub-section starts with an explanation of *what* is being measured and *how* it is being measured, followed by the measurements.

**NOTE:** Please remember that the CPU-cycle numbers depend on many factors and might be significantly different for different CPUs, compilers, compiler options, etc.

## 3.1 Group 1 Performance Tests

As described in Section 1.3, Group 1 features are supported by both a conventional RTOS ( $\mu C/OS-II$ ) and the built-in QP<sup>TM</sup> kernels: QV, QK and QXK. These features include interrupt processing including context switch, queues, and memory partitions.

## 3.1.1 Interrupt Latency, Response, and Recovery

Probably the most important performance specification of a real-time kernel is how fast it handles *interrupts*. The following Figure 8 shows the most important aspects of interrupt handling that are measured and reported in this document.



## Figure 8: Interrupt latency, response, and recovery



3

4

1 Interrupt Latency is the time between the arrival of an interrupt request and the beginning of interrupt processing. This latency is caused by briefly disabling interrupts that most real-time kernels (including uC/OS-II and all the built-in kernels in QP<sup>™</sup>) to perform critical operations atomically. Sections of code that run with interrupts disabled are called Critical Sections.

NOTE: For the ARM Corex-M3/M4 CPUs with the BASEPRI register, the built-in kernels in QP™ never disable the highest-priority interrupts prioritized above the specified threshold, so consequently such "kernel-unaware" interrupts run with "zero latency". The standard uC/OS-II to ARM Cortex-M4 does not support this feature. (See also Application Note: QP and ARM Cortex-M).

In general, measurement of interrupt latency requires finding the longest Critical Section in the system. In case of QP<sup>™</sup>, some of the longest Critical Section is inside the QMActive::post () function (83 CPU cycles). The QK port to ARM Cortex-M has an even longer Critical Section inside the PendSV exception handler.

The uC/OS-II code has not been scrutinized sufficiently to determine for sure which Critical Section is the longest. For the purposes of this analysis, the longest critical section in uC/OS-II code has been found in the OSQPost () function.

NOTE: The determination which Critical Section in the code is the longest depends on the kernel configuration (enabled features), CPU type, compiler type, compiler optimization, and many other factors. Therefore, the analysis should be repeated for the specific system configuration at hand.

		Register
2	Interrupt Response is the time between the arrival of an interrupt	Nested Vectored Interrupt 🧹 <find re<="" td=""></find>
	request and the start of the uper code that handles the interrupt.	$\mp$ NVIC ISER0 = 0x00000200
		TINVIC ISER1 = 0x00000000
	additional contribution to Interrupt Response comes from the hardware	TNVIC ISER2 = 0x00000000
	CPU context save (9-12 CPU cycles on Cortex-M3/M4) plus the special	HNVIC_ISER3 = 0x00000000
	function "Kernel ISR Entry" that the real-time kernel must call to notify	₩NVIC_ISER4 = 0x00000000
	the kernel that the ISR is starting	<pre>HVIC_ISER5 = 0x0000000</pre>
	the Kenner that the IOI is starting.	HNVIC_ISER6 = 0×00000000
		₩NVIC_ISER7 = 0x0000000
	Interrupt Pacovery is the time required by the CPU to return to the	HNVIC_ISER8 = 0×00000000
		HNVIC_ISER9 = 0×00000000
	thread context. There could be two cases here:	<u> </u>
2	Case A secure when the interrupt returns to the same Thread A	THE STATE
ა	Case-A occurs when the interrupt returns to the same Thread-A.	HNVIC_ISER12 = 0×00000000
Л	Case B occurs when the interrupt returns to a different Thread B which	HNVIC_ISER13 = 0×0000000
4	case-b occurs when the interrupt returns to a <i>unreferit</i> intread-b, which	₩NVIC_ISER14 = 0×00000000
	can happen under a preemptive kernel, when the ISR makes the	₩NVIC_ISER15 = 0×00000000
	higher-priority Thread-B ready-to-run.	<b>₩NVIC_ICER0</b> = 0×00000200
		HNVIC_ICER1 = 0x00000000
		HNVIC_ICER2 = 0x00000000
	<b>NOTE:</b> Case-B involves the <b>Context-Switch</b> , which requires saving the context	HNVIC_ICER3 = 0x0000000
	of Thread-A and restoring the context of Thread-B. Such Context-Switch	+NVIC_ICER4 = 0x00000000
	typically takes more time than simple return to the same thread. Therefore the	+NVIC_ICERS = 0x00000000
	nerformance results (see Table 1) list Interrunt Recovery-A and Interrunt	HNVIC_ICER6 = 0x00000000
	Pacevary R concretely for promitive kernels (OK OYK and UC/OS II)	
		$ = 0 \times 00000000 $
		$ \blacksquare NVIC \ ICFR11 = 0 \times 00000000 $
Test	ing of interrupt handling requires triggering an interrupt at will. The DPP	$\pm$ NVIC ICER12 = 0x00000000
test	application specifically contains an interrupt handler GPTO EVEN which is	HNVIC ICER13 = 0x00000000
1031	if all the level of the level o	HNVIC ICER14 = 0x00000000
spea	cifically designed to be used for testing. In the IAR EWARM debugger you	HNVIC ICER15 = 0x00000000
can	trigger this interrupt by writing 0x200 to the NVIC ISPR0 register.	NVIC_ISPR0 = 0x00000000
	· · · · ·	SETPEND = 0x00000200
		HNVIC_ISPR1 = 0x00000000
		HNVIC_ISPR2 = 0×00000000
		E NVIC_ISPR3 = 0x00000000



## 3.1.2 Message (Event) Posting

Thread-safe event-delivery is one of the most important jobs of an event-driven framework, such as QP<sup>™</sup>. The cornerstone of event-delivery is asynchronous event posting from one active object thread to another, or from ISRs to an active object. Event posting is also available in conventional RTOS kernels in the form of posting messages to message queues.



Figure 9: Message (event) posting scenarios

As shown in Figure 9, message posting can lead to two scenarios:

**1 Msg-Post:** Event posting occurs asynchronously and the thread that posts the event continues undisturbed. The time overhead of event posting is just the time spent inside the **POST()** function.

In the DPP example application, this case can be tested when the high-priority Table active object posts event to the lower-priority Philo[n] in the entry action to state "serving".

2

**Msg-Post-Get:** Under a preemptive kernel, event posting to a higher-priority thread leads to preemption of the lower-priority thread and activation of the higher priority thread. The overhead of the POST() and GET() operations cannot be easily measured separately, because unblocking happens inside the GET() function. Instead, the time overhead of event posting is the time from the entry to the POST() function to the return from the GET() function.

In the DPP example application, this case can be tested when the low-priority Philo active object posts event to the high-priority Table in the entry action to state "hungry".

#### 3.1.3 Memory Pool Get and Put

QP<sup>™</sup> implements deterministic fixed-size memory pools (QMPool) that are used as event pools, but can also be used for other purposes. uC/OS-II RTOS also implements fixed-size memory pools. Therefore this feature can be compared directly in Table 1.



## 3.1.4 Group 1 Performance Measurement Results

#### Table 1: Group-1 measurements in CPU cycles (less is better)

Feature	QV	QK	QXK	μC/OS-II
Interrupt Latency	83	119	83	104
Interrupt Response	95	131	95	140
Interrupt Recovery-A	13	74	56	86
Interrupt Recovery-B	N/A	142	129	178
Msg-Post	101	154	146	197
Msg-Post-Get	N/A	174	248	333
Memory Pool-Get	67	67	67	43
Memory Pool-Put	45	45	45	44







## 3.2 Group 2 Performance Tests

As described in Section 1.3, Group 2 features are supported only by a conventional RTOS (uC/OS-II) and the QXK kernel.

#### 3.2.1 Semaphores

1

Virtually all conventional RTOS kernels, including uC/OS-II and QXK, support semaphores as a mechanism to synchronize thread execution. Semaphores are important, because many existing pieces of software, such as commercial middleware and legacy code use them.



#### Figure 11: Semaphore signaling scenarios

As shown in Figure 11, signaling a semaphore can lead to two scenarios:

**Signal-Asynch:** Semaphore signaling occurs asynchronously and the thread (or ISR) that signals the semaphore continues undisturbed. The time overhead of event posting is just the time spent inside the SIGNAL() function.

In the DPP example application (QXK or uC/OS-II version), this case can be tested when the BTN1 is depressed and SysTick\_Handler (in QXK) or App\_TimeTickHook (in uC/OS-II) BSP signals the semaphore to the Test naked thread.

2 Signal-Wait: Under a preemptive kernel, signaling a semaphore held by a higher-priority thread leads to preemption of the lower-priority thread and activation of the higher priority thread. The overhead of the SIGNAL() and WAIT() operations cannot be easily measured separately, because unblocking happens inside the WAIT() function. Instead, the time overhead of event posting is the time from the entry to the SIGNAL() function to the return from the WAIT() function.

In the DPP example application (QXK or uC/OS-II version), this case can be tested when the BTN0 is depressed and BSP::displayPaused signals the semaphore to the Test naked thread.



#### 3.2.2 Mutexes

Mutexes (a.k.a. Mutual Exclusion Semaphores) are also frequently used to protect shared resources among RTOS threads. Both QXK and uC/OS-II support priority-ceiling mutex type, so the comparisons can be quite direct.

In the DPP example application (QXK or uC/OS-II version) mutex can be tested inside the BSP::random() function.

#### 3.2.3 In-line delay()

In-line blocking delay is another very frequently used mechanism to "throttle" thread execution. Both QXK and uC/OS-II support in-line delay, so the comparisons can be quite direct.



#### Figure 12: In-line delay() measurements



## 3.2.4 Group 2 Performance Measurement Results

#### Table 2: Group-2 measurements in CPU cycles (less is better)

Feature	QXK	μC/OS-II
Sema-Signal	172	181
Sema-Signal-Wait	311	352
Mutex-Lock	53	96
Mutex-Unlock	50	97
Delay-Block	148	232
Delay-Unblock	145	186



## Figure 13: Group-2 measurements in CPU cycles (less is better)



## 3.3 Group 3 Performance Tests

As described in Section 1.3, Group 3 tests pertain to features only by the QP<sup>™</sup> and not supported by conventional RTOS. The main purpose of this section is to give you an idea about the overhead of various QP<sup>™</sup> services.

**NOTE:** With the exception of event posting, Group-3 features use the same QP<sup>™</sup> code, which does not depend on the underlying real-time kernel. For simplicity, the results in this section are measured only for the **QK kernel**.

#### 3.3.1 Hierarchical State Machines

A complete performance testing of hierarchical state machines could, in principle, require you to test all possible state transition topologies, among states with or without entry/exit actions, across many levels of state nesting, with various guard conditions, etc. Such exhaustive testing is out of scope of this Application Note. Instead, this Application Note tests only the simple state machines available in the DPP example application (see Section 2.3.2). However, this document will present test results for the two implementation strategies of hierarchical state machines used in QP<sup>™</sup>.

• QMsm/QMActive-based state machines provide a state machine implementation strategy that requires the assistance of the QM<sup>™</sup> tool (as an advanced "state machine compiler") to generate the complete transition-sequences at code-generation time. The resulting code is *significantly more efficient* than the code based on the QHsm class and is still highly human-readable, but is not suitable for manual coding or maintaining.

To test the QMsm state machine implementation strategy with the DPP example application, you need to generate the code from the dpp\_qmsm.qm QM model.

● QHsm/QActive-based state machines provide an alternative state machine implementation strategy that was originally designed for manual coding of HSMs, but now can also benefit from automatic code generation by QM<sup>™</sup>. The older QHsm/QActive-style state machines are less efficient in time (CPU cycles) and space (e.g., stack usage) than the newer QMsm/QMActive-style State Machines. This is because the QHsm/QActive-style implementation strategy requires discovering the transition-sequences (sequences of exit/entry/initial actions) at run time as opposed to code-generation time.

To test the QHsm state machine implementation strategy with the DPP example application, you need to generate the code from the dpp\_qhsm.qm QM model.

The performance measurements published in Table 3 are labeled as follows:

**QMsm-1** denotes the cycle count for dispatching the EAT\_SIG event to the Philo state machine (state "hungry") with QMsm implementation strategy and **QHsm-1** for the same event with the QHsm strategy. This event triggers the execution of the following actions: guard condition, transition to "eating", entry action to "eating" including call to QTimeEvt::armX(). This case is heavily impacted by the overhead of arming the time event.

**QMsm-2** denotes the cycle count for dispatching the MAX\_PUB\_SIG event to the Table state machine with QMsm implementation strategy and **QHsm-2** for the same event with the QHsm strategy. This event is actually not recognized by the Table state machine, so it "bubbles up" through two levels of state nesting and is eventually silently discarded (per UML semantics).



## 3.3.2 Dynamic Events

The QP<sup>™</sup> framework supports dynamic events, which are events that are dynamically allocated from a deterministic event pool and that the framework automatically recycles after they are used. The framework determines when to recycle a dynamic event by means of the reference counter maitained in each event. The performance measurements published in Table 3 are labeled as follows:

Q\_NEW denotes the cycle count for allocating a new dynamic event (from the first (small) event pool).

QF\_gc denotes the cycle count for recycling (garbage-collect) of a dynamic event

**NOTE:** The garbage-collect function has much lower overhead when it merely decrements the reference counter, but it does not actually recycle the event. The QF\_gc measurement in Table 3 is for the high-overhead case of actually recycling a dynamic event to the pool.

#### 3.3.3 Event Posting

The overhead of direct event posting has been already covered in Group 1. The performance measurements published in Table 3 are labeled as follows:

**QActive\_POST** denotes asynchronous event posting from a high-priority active object (or ISR)

**QActive\_POST-GET** denotes the overhead of delivering event from low-priority AO to high-priority AO.

#### 3.3.4 Event Publishing

The QP/C++ framework supports the publish/subscribe event delivery, which involves multicasting of events to multiple subscribers. Consequently, the overhead of event publishing depends on the number of subscribers *n*. The dependency is approximately linear:

 $QF_PUBLISH(n) = a * n + b$ , where a, b are constants and n is the number of subscribers

The performance measurements published in Table 3 are labeled as follows:

QF\_PUBLISH-A denotes the overhead of publishing an event to one subscriber

QF\_PUBLISH-B denotes the constant overhead of publishing

**NOTE:** The QF\_PUBLISH-A and QF\_PUBLISH-B coefficients have been calculated for the two data points: when Philo active object publishes DONE event to the Table active object (n==1), and when Table publishes EAT event to all Philo objects (n==5).

#### 3.3.5 *Time Events*

QP<sup>™</sup> provides an event-driven time-management mechanism in form of time events (QTimeEvt class). The most frequently used services in this category include arming and disarming time events. The performance measurements published in Table 3 are labeled as follows:

QTime-Arm denotes the overhead of arming a time event

QTime-Disarm denotes the overhead of disarming a time event



## 3.3.6 Group 3 Performance Measurement Results

Feature	CPU cycles (QK kernel)
QMsm-1	501
QHsm-1	680
QMsm-2	137
QHsm-2	163
Q_NEW	134
QF_gc	94
QActive-POST	154
QActive-POST-GET	174
QF_PUBLISH-A	229
QF_PUBLISH-B	63
QTime-Arm	66
QTime-Disarm	20

Figure 14: Group-3 measurements in CPU cycles (less is better)





# 4 Memory Size Measurements

This section describes the code size (ROM) and data size (RAM) measurements for various configuration options of QP<sup>™</sup> and compares them to the results for uC/OS-II.

## 4.1 Code Size Measurements

The code size measurements are based on the linker map files produced for all 4 tested configurations (QV, QK, QXK, and uC/OS-II).

## 4.1.1 Built-in Kernels (QV, QK, and QXK)

The following Listing 2 shows an example of the map file for the DPP project with the QK kernel. The code size of QP<sup>™</sup> is calculated as the sum of all modules comprising QP<sup>™</sup> (highlighted in the listing).

#### Listing 2: Module Summary section of the linker map file for the DPP example with QK. The highlighted part corresponds to the QP<sup>™</sup> framework

MODULE SUMMARI					
Module	ro code	ro data	rw data		
 qp\qpcpp\examples\per	formance\	dpp efm32	-slstk340	)la\qk\iar\dbg:	[1]
bsp.o	572	8	20		
em cmu.o	144				
em gpio.o	120				
main.o	188		236		
philo.o	648	68	341		
qep hsm.o	660				
qep msm.o	628	28			
qf_act.o	76	204	132		
qf_actq.o	<mark>336</mark>				
qf <sup>_</sup> dyn.o	292	4	64		
qf mem.o	<mark>336</mark>				
qf_ps.o	320		8		
qf_qact.o	40	44			
qf qeq.o	42				
qf qmact.o	<mark>60</mark>				
qf time.o	364	4	32		
qk.o	488	44	44		
qk_mutex.o	156				
qk_port.o	112				
startup_efm32pg1b.o	284				
system_efm32pg1b.o	84	16	16		
table.o	1 166	52	64		
Total:	7 116	472	957		
M_tin.a: [3]	1.4.0		<b>C C</b>		
cppinit.o	148		20		
exit.o	4				
low_level_init.o	4				



	Total:	156			20
dlp	p7M_tl_ne.a: [4] cxxabi.o	82			
	Total:	82			
m7M	_tl.a: [5]				
	FltAdd.o FltSub.o	132 214			
	Total:	346			
rt7	M_tl.a: [6]				
	ABImemclr.o	6			
	ABImemset.o	94			
	cexit.o	14			
	cmain call ctors o	20			
	conv init3 o	52 4.4			
	cstart call dtors o	L L			
	cstartup M o	12			
	data init.o	40			
	zero init3.0	64			
	  Total.				
	iotai.	552			
shb	l.a: [7]				
	exit.o	20			
	Total:	20			
	Gans	12			
	Linker created	12	40	1	420
	Grand Total:	8 064	512	2	397



## 4.1.2 Conventional RTOS (uC/OS-II)

The following Listing 3 shows an example of the map file for the DPP project with the uC/OS-II RTOS kernel. The code size of uC/OS-II is calculated as the sum of all modules comprising uC/OS-II (highlighted in the listing).

#### Listing 3: Module Summary of the linker map file for the DPP example with uC/OS-II. The highlighted part corresponds to the uC/OS-II kernel

***	**************************************	****	****	******	******	********	***
	Module	ro	code	ro data	rw data	1	
$C \cdot $		\nor	forma	nce\dnn e	fm32_clc	$\frac{1}{2}$	Г1 <sup>.</sup>
0.1	hsp o	vper.	592	.iice (upp_e	16		L ±
			144	0	10		
	em apio o		120				
	main o		440		4 296	5	
	os core.o	1	384		1 780	)	
	os cpu a.o	-	172				
	os cpu c.o		272		516	5	
	os dba.o			2			
	os mem.o		220				
	os mutex.o		860				
	os q.o		716				
	os sem.o		334				
	os task.o		444				
	os time.o		92				
	philo.o		636	128	201	L	
	qep msm.o		624	28			
	qf act.o		124	460	56	5	
	qf <sup>_</sup> dyn.o		332		16	5	
	qf_port.o		376	44			
	qf ps.o		396		8	3	
	qf_qmact.o		44				
	qf_time.o		368	4	16	ō	
	startup_efm32pg1b.o		284				
	system_efm32pg1b.o		84	16	16	5	
	table.o	1	074	112	36	5	
	test.o		132		4	1	
	Total:	10	264	802	6 961	-	
	Cane		10				
	Linker created		ΤU	40	512	2	
	Grand Total:	10	750	842	7 473	- 3	



## 4.2 Data Size Measurements

The data size measurements are also based on the linker map files, which contain that information as well.

## 4.3 Stack Size Measurements

The memory required for the stack(s) is one of the most important contribution to the RAM footprint of a real-time kernel. To make the comparison between the  $QP^{TM}$  build-in kernels and the uC/OS-II 3<sup>rd</sup>-party RTOS more fair, the stack size cannot be simply listed as the total pre-allocated stack space, because it contains arbitrary "padding". Instead, the stack size listed in the memory size measurements (Table 4) is the actual stack space used by the application. This stack space is measured by the standard method of pre-filling the stack RAM with a known bit-pattern, running the application for a while, and inspecting in memory how much stack space has been overwritten (used).



## 4.4 Memory Size Measurement Results

## Table 4: Memory size measurement results in bytes (less is better)

Memory Type	QV	QK	QXK	μC/OS-II
Code (ROM)	3294	3910	5080	4494
RO-Data (ROM)	328	328	376	2
Data (RAM)	272	280	356	2296
Stacks (RAM)	192	448	1552	1564







# 5 Summary

In the resource-constrained embedded systems, the biggest concern has always been about the size and efficiency of any piece of code, especially if the new software introduces a paradigm shift with respect to established conventions.

However, as it turns out an active object framework, like QP<sup>™</sup>, can be both smaller (in code size) and more efficient (in CPU cycles) than a conventional RTOS, such as uC/OS-II. This is possible, because event-driven programming paradigm is known to require less resources, especially RAM for the stacks, than sequential programming based on shared-state concurrency and blocking.

All these characteristics make event-driven active objects a perfect fit for resource-constrained embedded systems, such as single-chip microcontrollers (MCUs), systems on chip (SoCs), etc.. Not only you get the productivity boost by working at a **higher level of abstraction** than "naked" RTOS threads, but you get it at a lower memory utilization and better CPU efficiency.

# 6 Contact Information

Quantum Leaps, LLC 103 Cobble Ridge Drive Chapel Hill, NC 27516 USA

WEB : <u>https://www.state-machine.com</u> Email: <u>mailto:info@state-machine.com</u>

